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Thesis Summary 
The power consumption of CMOS VLSI is still one of the main concerns for IoT demands. This is because 
available energy sources might be limited in some cases when the IoT nodes operate with quite tiny batteries (e.g. 
wearable computing, sensor systems, and health monitoring systems). On the other hand, recent transistors suffer 
from detrimental effects such as leakage current and process variations. Both of them increase the entire system 
power and degrade the battery lifetime; thus, they should be efficiently suppressed. 
Body bias control is one of the most efficient means to address these issues. It can widely provide an efficient 
tradeoff between leakage power and gate delay by adjusting the transistor threshold voltages even after chip 
fabrication. In addition, the body bias effect is further endorsed with the unique transistor structure of Fully 
Depleted Silicon on Insulators (FD-SOIs). Moreover, this technology provides some good features such as low 
fabrication cost, high performance, and low-power consumption. Thus, leveraging FD-SOI and body bias control 
can be an efficient solution for a low power VLSI design. 
Despite the advantages offered by body biasing, a crucial design challenge is introduced, namely, how to find the 
optimal voltage settings (i.e. power supply and body bias voltages). Improper voltage selection might cause 
excessive current consumption or timing violations. In this thesis, a power optimization methodology obtaining 
proper voltage settings is proposed and evaluated. Compared to the other conventional studies, the proposed 
method can improve the power/performance control granularity of body biasing. Since the proposed approach 
assumes conventional voltage sources, it allows utilizing given voltage regulators more efficiently compared 
to the conventional methods. 
In addition, the overhead incurred by the body bias control has to be taken into account for low power 
applications. Conventionally, digital-analog converters are often adopted for body biasing because of their fine 
voltage controllability. However, such analog circuits require a high-power supply voltage and an additional 
power source, resulting in a considerable power overhead and an increased system cost. When a system needs to 
operate at a limited power budget such as an order of milliwatt, these factors cannot be ignored. Therefore, in 
order to achieve a lower power overhead, an on-chip digitally assisted automatic body bias tuning scheme 
(DABT) is proposed in this thesis. Thanks to the proposed architecture, it can operate even at 0.35V of power 
supply voltage. A power source for digital circuits can be shared with the proposed body bias controller even 
when its voltage is set to a near-threshold region. As a result, the proposed architecture does not require any 
additional power sources. 
  These proposed methods are validated with real chips fabricated with the SOTB-65nm technology. The 
evaluation results show that, when compared to conventional methods, the proposed power optimization can  
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achieve 9.62% of average power reduction reaching up to 22.77% in the case of the V850 microcontroller. Also, 
the proposed DABT mechanism can operate with a power overhead which does not exceed a few µW. To the best 
of the author’s knowledge, this is the lowest power overhead among the already fabricated controllers to date. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
